Explore projects

A C/C++ model of the RISC-V architecture. Originally imagined as a starting point for getting a working ISS and a reference for HLS. Just initiated as a personal exercise.

Imported from 0xRP for RISC-V course

Neorv32 Project Imported from 0xRP for SPEGC Course

Verification environment for a cache memory using Mentor's UVM Framework